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A technique for fabricating a semiconductor heteros- 
tructure by growth of a ternary semiconductor on a 
binary semiconductor substrate from a melt of the ter- 
nary semiconductor containing less than saturation of at 
least one common ingredient of both the binary and 
ternary semiconductors wherein in a single temperature 
step the binary semiconductor substrate is etched, a p-n 
junction with specific device characteristics is produced 
in the binary semiconductor substrate by diffusion of a 
dopant from the melt and a region of the ternary semi- 
conductor of precise conductivity type and thickness is 
grown by virtue of a change in the melt characteristics 
when the etched binary semiconductor enters the melt. 
4 Claims, 5 Drawing Figures 
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SEMICONDUCTOR HETEROSTRUCTURE 
The invention described herein was made in perfor- 
mance of work under NASA Contract No. NAS1- 
12812 and is subject to the provisions of Section 305 of 
the National Aeronautics and Space Act .of 1958 (72 
Stat. 435; 42 USC 2457). 
BACKGROUND OF THE INVENTION 
Semiconductor heterostructures have been receiving 
attention in the art because of the added capabilities in 
device parameters that are made available to the device 
designer using these structures. As the art is developing, 
devices are appearing involving not only electrical con- 
duction properties but also photoelectric conversion 
properties. Where both of these properties are em- 
ployed in the same structure new considerations be- 
come involved in the operating regions of the device. 
For example, thicknesses of regions may effect not only 
carrier transport but also waveguide properties and 
transparency to light and a p-n junction may require not 
only electrical conduction front-to-back ratios but also 
the junction may require particularly good minority 
carrier diffusion adjacent thereto for optical efficiency. 
The semiconductor heterostructures and the techniques 
by which they have been fabricated have not yielded as 
great a control as the development of the art could use. 
SUMMARY OF THE INVENTION 
The invention relates to a semiconductor structure 
made by a technique of alloying, diffusion and regrowth 
from the alloy whereby a substrate of a binary semicon- 
ductor of one conductivity type is brought into contact 
with an alloy of a ternary semiconductor having ingre- 
dients in common with those of the binary semiconduc- 
tor and which is unsaturated with respect to the at least 
one of the ingredients of the binary semiconductor and 
which further includes a conductivity type determining 
impurity opposite that in the binary semiconductor 
member, at a temperature sufficient to permit etching of 
part of the binary semiconductor substrate material, and 
growing at the same temperature out of the same alloy 
melt, which has now changed character due to the 
material etched from the binary semiconductor sub- 
strate, a region of the ternary and semiconductor of the 
opposite conductivity type to that of the substrate. If 
the conductivity type determining impurity is one that 
diffuses readily then the alloy may be kept in contact for 
a sufficient time to permit the impurity to form a p-n 
junction in the binary semiconductor and to lengthen 
the minority carrier lifetime in the binary semiconduc- 
tor adjacent to the p-n junction. The technique provides 
control of such parameters as region thickness and 
bandgap gradient, conductivity magnitude, p-n junction 
positioning and parallelism, and minority carrier diffu- 
sion length adjacent to and within a p-n junction. 
DESCRIPTION OF THE DRAWING 
FIG. 1 shows an embodiment of the structure made in 
accordance with the invention with a correlated energy 
diagram. 
FIG. 2 is a schematic view of a solar energy con- 
verter embodiment made in accordance with the inven- 
tion. 
FIG. 3 is a cross-sectional photomicrograph for a p-n 
junction made in accordance with the invention illus- 
trating region thickness control, junction parallelism 
and crystal plane variations. 
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FIG. 4 is a top view photomicrograph of a surface of 
a device made in accordance with the invention illus- 
trating the variations at the surface. 
FIG. 5 is a graph of the relationship of quantum em- 
ciency vs. photon energy for the device of FIG. 2. . 
DETAILED DESCRIPTION 
Referring to FIG. 1 an illustrative embodiment struc- 
ture in accordance with the invention is shown with 
specific selected materials to show specific properties. 
The structure of FIG. 1 is made up of a substrate 1 of 
a semiconductor material with a first conductivity type 
for example, n-type GaAs. Contiguous therewith at a 
p-n junction 2 is a region of the same material as the 
substrate 3 of opposite conductivity type for example, 
p-type GaAs. A region 4 of a ternary semiconductor 
material with a graded bandgap is shown contiguous 
with the region 3 at a transition line 5. The region 4 may 
for example, be p-type Ga,-&As.  
The performance of electrons and holes in the struc- 
ture of FIG. 1 may be seen from the energy level dia- 
gram in the figure that is correlated with the regions of 
the structure. In this diagram it will be seen that elec- 
trons identified by the symbol (-) are urged across the 
p-n junction 2 by the drift field produced by the graded 
bandgap in the region 4. The holes identified by the 
symbol (+) move across the p-n junction 2 to an energy 
position adjacent the fermi level. 
The electrons photoproduced in region 4 identified 
by the symbol (-) are urged across the p-n junction by 
the graded bandgap of region 4. This same graded band- 
gap also prevents electrons in region 3 from diffusing to 
the surface of region 4 where they could be lost. 
The movement of the holes (+) and electrons (-) 
together give rise to the photocurrent of the device. For 
a solar cell this current is commonly referred to as short 
circuit current. 
The structure of FIG. 1 is produced by contacting a 
binary semiconductor substrate of a particular conduc- 
tivity type for example, n-type GaAs with a ternary 
semiconductor melt that has several characteristics. 
The melt contains the ingredients of a ternary semicon- 
ductor material and is capable of forming an alloy with 
the binary semiconductor at a temperature lower than 
the melting temperature of the binary semiconductor 
substrate, it contains a conductivity type determining 
impurity capable of converting the binary semiconduc- 
tor substrate by diffusion. The concentrations are such 
that at a temperature less than the melting temperature 
of the binary semiconductor substrate the melt is not 
saturated with the ingredients of the binary semicon- 
ductor and etches away a portion of the binary semicon- 
ductor substrate. The conductivity type determining 
impurity diffuses into the binary semiconductor sub- 
strate to form the p-n junction 2. 
The duration of the time at the alloying temperature 
for the positioning of the p-n junction is governed by 
the diffusion coefficient of the impurity involved, its 
concentration, the atomic spacing of the substrate and 
the temperature. The melt proportions are selected such 
that the dissolved binary semiconductor substrate mate- 
rial that is etched, alters the melt characteristics, so that 
material of the ternary semiconductor is epitaxially 
grown on the binary semiconductor substrate. Since the 
melt contains a conductivity type determining impurity 
the region 4 will have a conductivity type correspond- 
ing to that impurity. Further since the ternary melt 
proportions are preselected, these proportions can be 
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arranged so that as the ternary semiconductor in the 
region 4 grows its composition changes with distance 
producing the graded bandgap providing the drift field 
shown in the energy diagram in FIG. 1. The alloy is 
kept in contact for a longer time which operates to 
greatly lengthen the minority carrier diffusion length 
adjacent to and within the junction. 
In essence an interdependent combination of constitu- 
ents and processing steps are set forth whereby a special 
melt is arranged that exhibits undersaturated character- 
istics with respect to a substrate at an alloying tempera- 
ture. The melt first etches away a portion of the sub- 
strate then becomes saturated as a result of the etched 
material and grows a region of a different material out 
of the melt. A conductivity type determining impurity 
in the melt forms a p-n junction in the substrate by 
diffusion and a graded bandgap region in the grown 
region forms as growth progresses. The heat cycle not 
onlv has temwrature considerations for alloving and 
4 
specifications are set forth as a starting place to apply 
the principles of the invention. 
The solar cell of FIG. 2 may be constructed by em- 
ploying as the substrate 1 an n-type GaAs crystal with 
5 an impurity concentration of about 1-2X lO''atoms/cc. 
A melt is made up of 2.5 grams of gallium 0.035 grams 
aluminum and from 0.035 to 0.100 grams of zinc. The 
melt is heated from 700' to 900' C and specifically to 
850" C for example, in the presence of an excess of 
10 gallium arsenide for 30 minutes. The excess GaAs is 
then removed and the temperature of the melt is raised 
15" C higher or for example, to 865" C over 850" C. The 
melt at this temperature is brought into contact with the 
substrate 1 where it is maintained from about 10 to 30 
15 minutes and then separated. Alternatively the melt may 
be heated from room temperature to 700'-900" C and 
specifically 850" C in the presence of the GaAs sub- 
strate for 30 minutes and then seuarated. In this one 
growth procedure a solar cell 7 is produced in which a 
diffusion but &O is of longer duration than && be 2o portion Of the n-type substrate 1 is doped with Zn and 
needed for alloying and regrowth and this duration CO~erted to a 0.2 to 2.oP thick P-tYW region 3 forming 
produces an unexpected improvement in minority car- a p-n junction 2 and thereover a GaAlAs region that is 
rier lifetime in the substrate and in the grown material. 0.2-0.4P thick and doped with 2x1. The region 4 is 
The longer time cycle which produces the enhanced equipped with a grid structure ohmic contact 9 Cove$- 
minority carrier lifetime results in a substantially im- 25 h g  6 to 8% of the area by evaporating palladium 500A 
proved device. The reason is not understood at this thick covered by dU-Um 0*5P thick. The ohmic 
writing. Some explanations may be imperfection anneal- contact 10 is made of GaInSn alloy. The device is then 
ing, gettering of undesirable impurities and crystalline annealed at 250" c for 5 minutes t0 reduce resistance. 
stress reduction but it may be none of these. An antireflective rilm coating of titanium dioxide, not 
It will also be apparent from the above principles that 30 shown* about 600A thick is applied Over the surface Of 
the conductivity type of the ternary semiconductor dan region 4. 
be different from that of the binary thereby producing a A device produced as described above exhibits the 
graded ternary semiconductor region of a conductivity 
type opposite to that of the binary substrate, thereby 35 
properties: 
producing a structure found useful in the art. AM0 AMI 
to a ' embodiment Of Short Circuit 33 milliamperes/sq.cm. 27.8 milliamperes/sq.cm. 
the structure in accordance with the invention is shown. 
The structure involves a device body having a substrate $:? 0.99 0.976 volts 
1 forming a p-n junction 2 with a p-region 3 which in 40 Fill Factor 
turn is contiguous at a line 5 with a region 4 of another Efficiency 
Current 
0.77 
18.5% 
0.76 
21.9% 
semiconductor. Both the junction 2 and the demarca- 
tion line 5, while parallel, are shown as having step-like, where AM0 (Air Mass 0) is the extraterrestrial solar 
crystalline plane conforming variations 8. This is the spectrum; 
result of the etching by the melt in processing, proceed- 45 AMl(Air Mass 1) is the terrestrial solar spectnun; 
ing Preferentially along CWstallOgraPhic Planes. The .the Fill Factor is another standard measuring the device 
variations 8 have particularly beneficial light scattering power capability. 
effects in devices where the region between the junc- Referring next to FIG. 5 the spectral response of the 
tion 2 and the demarcation line 5 is used for optical above-described solar cell is shown illustrating a q m -  
Properties such as a h e r  cavity Or as a solar light ab- 50 tum efficiency which is the number of collected photo- 
sorbing Junction. These Variations 8 may be more carriers per incident photon as a function of photon 
clwb'  Seen by referring to the Photo~crO@'aPh Of energy, both with and without the antireflective coat- 
FIG. 3 wherein the regions 4 and 3, while Parallel, ing. The curve rises rapidly from zero to nearly 1 at a 
exhibit the step-like variations 8 described. The FIG. 3, photon energy of approximately 1.&v and corresponds 
having the magnification on the photograph, iS of assist- 55 to the bandgap of gallium arsenide. Above 1 . k ~  the 
ance in giving an appreciation of the scale to set forth quantum efficiency remains constant and nearly unity 
the fact that the region 4 can be grown to a thickness for a broad range of photon energies illustrating the thin 
sufficient for the drift field but thin enough to permit for region 4 and the improvement in elements 3, 2 and 1 
all the regions of FIG. 2 to be photoactive. An external with respect to photon energies. 
grid contact 9 is placed on the top surface and similarly 60 What has been described is a technique of semicon- 
an ohmic contact 10 is made to the substrate 1. ductor structure manufacturing wherein an unsaturated 
Referring next to FIG. 4 a top view photomicrograph melt of a multi-ingredient semiconductor having in 
bearing a magnification scale legent is provided to illus- common at least one ingredient with a semiconductor 
trate the variations 8 which are carried to the surface of substrate, etches a part of the semiconductor substrate 
the grown region 4. 65 and the etched material changes the melt to super- 
While in the light of the teaching many specific em- saturated at the etched interface depositing a region of 
bodiments of the invention will occur to one skilled in the multi-ingredient semiconductor material epitaxial 
the art the following detailed procedure, materials and with the first. Impurities in the melt operate to impart 
4,122,476 
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conductivity type. Impurity concentration and the tim- 
ing, positions a diffused junction and enhances carrier 
lifetime. The structure has been illustrated as a high 
efficiency solar cell although as will be appreciated by 
one skilled in the art in the light of the principles set 5 
forth, many structures may be fabricated. 
region of said second semiconductor material and said 
opposite conductivity type region of said first semicon- 
ductor material follow a contour of crystallographic 
plane variations. 
4. A light to electrical conversion structure compris- 
ing in combination a body of n-conductivity type gal- 
What is claimed is: lium arsenide, a region of p-conductivity type gallium 
1. A semiconductor structure of the type comprising arsenide forming a p-n junction with said body contain- 
in combination a first conductivity type region of a first ing a Zn conductivity type determining impurity and 
semiconductor material joined to an opposite conduc- 10 having a thickness in the range of 0.2 to 2.0p, a region 
tivity type region of said first semiconductor material at of p-conductivity type gallium aluminum arsenide epi- 
a p-n junction and having a region of a second semicon- taxially contiguous with said p-conductivity type gal- 
ductor material epitaxially contiguous to said second Iium arsenide region, containing Zn as a conductivity 
opposite conductivity type region of said first semicon- type determining impurity having a thickness in the 
ductor material and characterized by the bandgap gra- 15 range of 0.1 to 0 . 4 ~  and further having a gradient of 
dient wider at the surface located in said second semi- bandgap increasing from a lowest value adjacent to said 
conductor material region. p-conductivity type gallium arsenide region, an ohmic 
2. The structure of claim 1 wherein said fmt and said contact connected to said body, a grid ohmic contact 
second semiconductor materials are binary and ternary connected to said gallium aluminum arsenide region and 
semiconductor materials, respectively. 20 a titanium dioxide antireflective coating over said gal- 
3. The structure of claim 1 wherein said p-n junction lium aluminum arsenide region. 
and the interface between said epitaxially contiguous * * * * *  
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